evaluation
Evaluate an individual IP configuration
Inspect the named release and establish technical fit.
Discuss this scopeFabric & connectivity
Garmo-DMA-Engine
Coherent DMA architecture for queued data movement and system integration.
Evaluation package
GarFabric & connectivity
THE TECHNICAL ROLE
A clear integration boundary.
Garmo-DMA-Engine integration role: System IP — massively parallel coherent DMA fabric. Documented composition: Scatter/gather, chained descriptors, 2D/3D strided copy and tensor swizzle; 1024+ outstanding transactions with adaptive reordering; PASID/SVA/IOMMU translation cache and per-context isolation.
01
Scatter/gather, chained descriptors, 2D/3D strided copy and tensor swizzle
02
1024+ outstanding transactions with adaptive reordering
03
PASID/SVA/IOMMU translation cache and per-context isolation
TECHNICAL OVERVIEW
Download the product briefThe details matter.
- Canonical identity
- IP-2095
- Responsibility
- System IP — massively parallel coherent DMA fabric
- Documented interface architecture
- 16 AXI/NoC masters, coherent/IOMMU request path, descriptor fetch, streaming endpoints, IRQ/MSI
- Documented building blocks
- Scatter/gather, chained descriptors, 2D/3D strided copy and tensor swizzle; 1024+ outstanding transactions with adaptive reordering; PASID/SVA/IOMMU translation cache and per-context isolation
- Delivery boundary
- Evaluation / IP scope
- Evidence scope
- Evaluation package
- Architecture targets · not measurements
- 256 logical channels, 16 physical engines, 512-bit datapaths; 1–2 TB/s aggregate internal fabric target at advanced-node clocks.
Evaluation packageKnow the release.
Know the release.
Know what it establishes.
Canonical technology and its architecture/integration role are recorded. The offered delivery is confirmed against the exact release before licensing.
Source basis: Bible v7.42 IP-2095. This is a controlled-portfolio summary, not a fresh execution of the chip qualification flow.
Release-specific qualification
No node-port, silicon-performance, standards certification or analog qualification is inherited from a related product.
Canonical record: P0 / REPRESENTATIVE ARCHITECTURE RTL — concrete integration specification and synthesizable RTL shell/representative datapath only; all frequency, throughput, power, area, jitter and standards-superiority figures remain architecture targets until the required evidence hierarchy closes.
A PATH THAT FITS THE PROJECT
Build with Garmo-DMA-Engine.
Technical scope, rights, support and release configuration are agreed before delivery.
production
Named-design production license
Agree deployment or design rights, deliverables and support.
Discuss this scopecustom
Node binding or derivative integration
Define the customer-specific work and acceptance criteria.
Discuss this scopeKeep exploring.
Fabric & connectivity
GHSI Reliable Link IP v1.0
Digital reliability layer implementing CRC32, sequencing, retained retry state, ACK/NACK behavior, deterministic striping and single-spare substitution.
RTL + modelsIP-4281 · Source documented
Fabric & connectivity
Garmo-Ethernet-TSN
Time-sensitive Ethernet control, queueing and scheduling architecture.
Evaluation packageIP-2087 · Source documented
Fabric & connectivity
Garmo-UCIe-D2D
Die-to-die controller architecture for chiplet integration; PHY and standards qualification are release-specific.
Evaluation packageIP-2078 · Source documented
Your next big idea.
Let’s build it together.
Start with a chip, a software release or a single IP block.
CANONICAL EVIDENCE RECORD · IP-2095How evidence priority is determined ↗
Source documented
A concrete source or implementation record exists; the selected evidence does not establish complete qualification.
Source: Bible 7.42 VERIFIED V29 · Bible v7.42 IP-2095.
Record integrity and qualification boundary
Retained exact-release source reference; no new table locator was inferred.
Evidence ranking for evaluation prioritization; not a probability or certification.