Extreme-scale SG processor
SG-X130

More connections. One larger idea.

The extreme-scale SG architecture combines larger tile arrays, global connectivity, virtualization and reliability mechanisms.

SG-X130 architectural concept visualization; not fabricated silicon

Architectural concept. Not a die photograph, floorplan or measured-silicon demonstration.

Tile arraysScalable organization
SGLinkExternal link boundary
RASReliability architecture

A fabric built around the array.

The extreme-scale SG architecture combines larger tile arrays, global connectivity, virtualization and reliability mechanisms.

SG-X130 / conceptual operation01Partition02Distribute03Link04RecoverArchitectural explanation. Not a floorplan, timing diagram or hardware simulation.Conceptual operation · choose a stage, or play the explanation
Explanatory sequence, not hardware simulation.
Virtualization separates the architecture’s intended execution contexts.
SEE THE REASON BEHIND THE ARCHITECTURE

A distributed irregular-work pipeline

Follow partitioning, tile connectivity and reliability across an expanded SG system. Counts and physical scale are release-dependent, not inferred from this drawing.

Try a related software workflow
Continue to GSP ↗
01

Large SG tile arrays

02

many SGLink ports

03

global fabric

04

virtualization

TECHNICAL OVERVIEW

The details matter.

Download the product brief
Canonical identity
IP-070
Responsibility
Extreme-scale SG processor
Documented building blocks
Large SG tile arrays; many SGLink ports; global fabric; virtualization; RAS/self-healing.
Delivery boundary
Architecture
Evidence scope
Architecture IP
Architecture IP

Know the release.
Know what it establishes.

Architecture and reusable technology are recorded in the controlled catalog. Request the exact release evidence for your intended integration.

Source basis: Bible v7.42 IP-070. This is a controlled-portfolio summary, not a fresh execution of the chip qualification flow.

Release-specific qualification

Node-specific physical implementation and system qualification are scoped separately.

Canonical record: Engineering build-spec family

A PATH THAT FITS THE PROJECT

Build with SG-X130.

Technical scope, rights, support and release configuration are agreed before delivery.

evaluation

Architecture and release evaluation

Inspect the named release and establish technical fit.

Discuss this scope
production

Chip / SoC licensing program

Agree deployment or design rights, deliverables and support.

Discuss this scope
custom

Custom silicon integration

Define the customer-specific work and acceptance criteria.

Discuss this scope

Your next big idea.
Let’s build it together.

Start with a chip, a software release or a single IP block.